I. INTRODUCTION
H IGH HARMONIC content of output voltage waveform in conventional two-level inverters is a matter of controversy. Nowadays, using more switches and dc sources in power electronics converters is a competitive field of research that leads to generate more voltage levels at the output and consequently lower harmonic content, smaller size of the output filters, and lower manufacturing cost as well [1] , [2] . Multilevel inverters are designed based on configuration of more switches and dc supplies to achieve the goal of generating various voltage levels at the output. Such inverters generate low harmonic waveforms; therefore, they are most suitable for energy conversion applications to deliver efficient power to the loads from renewable energy sources like photovoltaic systems [3] - [6] .
The main problem of multilevel converters is having more independent dc supplies than the conventional two-level ones that make the use of bulky transformers and diode rectifiers inevitable. Besides, complicated voltage control strategies must be applied in case of using dc capacitors instead of dc sources [7] - [9] .
Researchers have been introducing lots of multilevel inverter topologies also for low-and medium-power applications like connecting photovoltaic panels to the local grid as household consumption or street lightings to convert the dc voltage of the renewable energy resource to the proper ac waveform useable at load and grid sides. In such applications, a single-phase transformer-less inverter with minimum number of dc sources is preferable [10] - [19] . Packed U-cell (PUC) inverter has been first introduced by Al-Haddad et al. to generate seven-level voltage while using only six active switches, one isolated dc sources and one capacitor as second source which its voltage should be controlled to fix at 1/3 of first dc source [20] . Although the mentioned topology has less number of components among other seven-level inverters, it has some major drawbacks including high switching frequency, asymmetric output voltage cycles and levels, requiring fast response and complicated controller with lot of feedback sensors, using large capacitor to regulate the voltage in variable situations, etc. [18] , [21] , [22] .
In this paper, the PUC topology is investigated to have simple controller and better performance, which led to proposing a new self-voltage-balancing sensor-less five-level PUC inverter called sensor-less PUC5. The PUC5 inverter capacitor voltage would be fixed at half of the dc source amplitude using a self-voltage-balancing process which is integrated into the multicarrier pulsewidth modulation (PWM). Therefore, there would be no necessity of using voltage or current sensors due to not using complicated controllers. Since the capacitor voltage is kept constant at desired level, the output voltage waveform would have symmetrical five levels with less harmonic distortion. The PUC5 topology and proposed technique is the subject of the U.S. provisional patent application no. 62/073387, which is explained and fully investigated in Section II. In Section III, grid-connected controller is described. Section IV includes some comparative study between multilevel inverters based on number of components. The experimental results including stand-alone and grid-connected modes are shown and discussed in Section V to demonstrate the fast and good dynamic performance of proposed sensor-less self-voltage-balancing technique applied on PUC5 inverter in regulating the capacitor 
II. PROPOSED PUC5 INVERTER TOPOLOGY AND SELF-VOLTAGE-BALANCING SWITCHING TECHNIQUE
Although the seven-level output waveform of the PUC is interesting due to generating maximum voltage levels while using minimum number of components, requiring complex controller and many sensors to provide state feedbacks for controller calculation, as well as asymmetric voltage levels produced, makes it difficult to get widespread acceptance by the industries and market.
A. PUC5 Inverter Configuration and Sensor-Less Voltage Balancing Investigation
The single-phase PUC inverter topology has been shown in Fig. 1 . The complete associate switching states are listed in Table I [20] .
It is clear that eight existing switching states can provide different paths for current to flow through the system including dc sources and load. Taking into account that the output voltage levels' numbers depend on dc sources amplitudes, using unequal dc sources result in having different level numbers in output voltage waveform. First, to have maximum number of levels at the output, V 2 amplitude must be 1/3 of V 1 . Assuming V 1 = 3V 2 = 3E, seven levels would be generated as 0, ±E, ±2E, ±3E. Seven-level PUC disadvantages were mentioned above which is mostly due to complex voltage balancing procedure, but considering Table I more precisely, it is observed that the PUC inverter has the ability to operate as five-level inverter by assuming V 1 = 2V 2 = 2E; therefore, the output five-level voltage waveform includes the levels 0, ±E, ±2E. In this case, the capacitor voltage (V 2 ) is kept constant at half of the dc source (V 1 ) amplitude. Noticing Table I , six switching states are available to produce three levels including −E, 0, and + E that means there are some redundant switching states which may help to find different paths for flowing current through the load. The redundant switching states can deal with charging and discharging the capacitor to balance the voltage at the half of the dc source voltage.
To use the redundant switching states in proper design of the required PWM technique for PUC5 inverter, all switching states have been studied noticing the effects on capacitor voltage. Fig. 2 shows the paths made by switching states listed in Table I .
Based on Fig. 2 , it is clear that in states where the dc source and capacitor are connected in series with the load, the capacitor is charged (states 2 and 7). On the other hand, on some paths that the capacitor feeds the load alone, it is discharging (states 3 and 6). Eventually, for rest of the states, the capacitor voltage is remained unchanged because it is neither connected to dc source nor to the load. Table II indicates the charging and discharging states of the capacitor.
One of the main issues with seven-level PUC inverter in balancing the capacitor voltage is high switching frequency, complexity of the controller, and using too many sensors as states variables feedbacks [21] , [23] . Since the investigated PUC5 inverter has redundant switching states, the capacitor voltage balancing feature can be integrated into the modulation technique. Therefore, the control strategy contains only the PWM switching technique without the necessity of using additional controller (linear or nonlinear or . . .) which necessitates complex function, and more computation effort of the real-time controller therefore makes it not simple to implement. It is expected that the voltage controller integrated into switching technique would have good dynamic performance and fast response due to simplicity and not using any feedback sensors.
The key point in Table II is the fact that capacitor can be charged or discharged in each positive or negative half cycle. Therefore, in order to keep the capacitor voltage fixed, in designing of proposed switching technique, it has been decided to charge the capacitor in the positive half cycle and then to discharge it in negative half cycle. Due to the output voltage waveform frequency which is 60 Hz and the selected switching frequency, the capacitor can be only charged to half of the dc source amplitude.
Regarding the charging states (2) and (7), it is clear that the capacitor is charged when it is connected in series with dc source and load, as well as the load voltage should be ±E. Thus, the following equations can be written as
While the source voltage is fixed at 2E, the capacitor must be charged up to E to produce the proper output load voltage. 
TABLE II CAPACITOR VOLTAGE STATES
Such condition as well as the charging (discharging) time forces the capacitor to charge up to half of source voltage value.
In order to have equivalent times of charging and discharging in one period, switching state 2 is chosen to connect the dc source to the capacitor and charge it up, while on the other hand, the capacitor will be discharged in negative half cycle in order to prevent the overcharged through the switching state 6 which connects the capacitor directly to the load. The mentioned procedure is independent of the switching frequency and output voltage frequency. The capacitor charging and discharging time only depends on load value. It has direct effect on capacitor size which should be considered in calculating the system parameters for specific application design. Larger loads need smaller capacitor in dc link and vice versa.
This self-voltage-balancing procedure can be mathematically proved based on capacitor energy relations. Fig. 3 shows one cycle of the typical output voltage and current waveforms of PUC5 inverter. V E is a part of output voltage generated by the capacitor (±E or −E) whether connected to the load alone as discharging path or in series with dc source as charging process. The output voltage and current can be assumed as the following sine functions:
where V m and I m are the maximum value of output voltage and current waveforms, respectively. Also, θ 0 is the phase difference between output voltage and current. Based on energy absorbing or delivering to the load by dc capacitor, the following equations can be written as:
where I, q, and U are current, electric charge, voltage, and energy of the capacitor, respectively. Considering Fig. 3 and substituting (3) into (4), the capacitor energy delivered or absorbed in PUC5 inverter can be derived in periods of positive and negative half cycle of the output voltage. It should also be mentioned that the capacitor voltage is a fixed value at E
The same effort is done for calculating capacitor energy in negative half cycle and the following equation would be obtained for U − : Noticing the fact that two half cycles of the output voltage are symmetric; thus, it can be assumed that
Then, the energy amount in half cycles would be equal in value but opposite in sign
This means that the capacitor energy in full cycle would be balanced and maintained constant, which leads to keep the capacitor voltage at the desired level in all conditions since the reference waveform is periodical.
Higher switching frequency implies that more switching pulses make the capacitor charging/discharging time smaller, consequently better voltage balancing performance. Since the sensor-less voltage balancing concept is based on the symmetry of the charging and discharging times, it is therefore independent of the grid voltage distortion or unbalanced voltage conditions where the full cycle is reformed (e.g., the third or fifth harmonics are present). In such conditions, both positive and negative half cycles are still identical and symmetrical results in self-voltage-balancing of the capacitor eventually.
B. Sensor-Less Voltage Controller Integrated Into Switching Technique
Five-level PWM scheme including four carriers' waves and the sinusoidal reference waveform is depicted in Fig. 4 . The four carriers' waveforms (Cr 1 , Cr 2 , Cr 3 , and Cr 4 ) are shifted vertically to modulate the reference waveform (V ref ) completely [15] , [24] . The firing pulses associated with switching states 1, 2, 4, 5, 6, and 8 (listed in Table I) The described algorithm is shown in Fig. 5 which can produce the five-level voltage waveform at the output with minimum switching frequency while fixing the capacitor voltage at the desired level without any feedback sensor.
As mentioned before, applying the proposed algorithm on PUC5 inverter generates five-level voltage waveform at the output without using any voltage sensors and complex calculations in controller. The capacitor voltage would be constant even at start-up and also in load change conditions. The light algorithm makes the system much faster than previously implemented controller on PUC inverter as published in the literature. The proposed technique does not depend on system model (e.g., average modeling), feedback sensors, modulation index, switching frequency, and grid frequency. It can operate the system starting from zero voltage up to arbitrary amplitude and also in dc source voltage variation situations.
III. GRID-CONNECTED MODE CONFIGURATION AND CONTROLLER
The grid-connected PUC5 inverter with associated controller is shown in Fig. 6 in which i s is the injected current from inverter to the grid. The typical controller has been designed to control the amplitude and phase-shift of i s results in delivering active power and exchanging reactive power desirably with the [27] .
In illustrated controller, ac source voltage (v s ) is measured and sent to the PLL to extract its phase angle. The grid voltage angle is then added to the desired phase shift denoted as θ * . To exchange reactive power with the grid while injecting active power, power factor (PF) should be between 0 and 1 which can be determined by θ * . If the unity PF mode of operation is targeted, then θ * = 0 to ensure an injected grid current synchronized with v s . For reactive power exchange, the PF should be less than 1. For instance, to have a PF = 0.5, then θ * = 60
• should be added to the measured voltage angle. The reference angle is sent to the Sin block to produce a unit sine wave containing desired phase shift. This unit sine wave is multiplied by desired value as maximum reference current (I * m ) which can control the amount of power injected to the grid. The resulted function is assumed as reference current (i * s ) that should be generated by the inverter. The actual current (i s ) is compared with reference current and the error signal is sent to a proportionalintegral linear controller to minimize the steady-state error. The PI controller output signal will be modulated by the proposed switching technique shown in Fig. 5 which is also responsible in balancing the PUC5 capacitor voltage at half of the dc source amplitude.
PUC5 inverter is expected to generate lower harmonic current waveform injecting to the grid compared to conventional single-phase full-bridge grid-connected inverters due to generating more voltage levels at the output. Table III shows the components count in popular multilevel inverters as well as the proposed PUC5 inverter in case of producing single-phase five-level output voltage waveform. It is prominent that the proposed converter with the sensor-less voltage balancing technique has the less components as well as its control complexity is very low. Extending to the n-level, Table IV will be achieved. Component counts are calculated in term of voltage level (n). It should be mentioned that in more than three-level inverters, no reliable control techniques have been reported for Neutral Point Clamped (NPC) since all of them have some limitations on load PF and modulation index [28] . Although it has been compared in Table III , it is not listed in the Table IV for higher voltage levels. Moreover, the proposed PUC5 inverter is able to produce voltage levels using binary dc links, so it would have the levels like 5, 10, 17, 26, . . . [29] - [31] .
IV. COMPARATIVE STUDY OF MULTILEVEL INVERTER BASED ON NUMBER OF COMPONENTS
The chart in Fig. 7 demonstrates the low number of components used in PUC5 inverter rising by the voltage levels. It is observed that the number of components employed in PUC5 is slowly raised as a function of the produced voltage levels.
As a comparison only between seven-level PUC inverter and the proposed PUC5, it should be noted that the seven-level PUC needs a very complicated controller to produce desired voltage levels at the output which requires adjusting a lot of controller gains in practical works. Moreover, the controller design needs a lot of effort in modeling the system accurately and using many state variable feedbacks that increase the number of state variables and consequently voltage and current sensors. Moreover, It is highly dependent on the system parameters including load, connection line resistance and inductance, switching frequency, sampling time, dc source voltage amplitude, dc capacitor value, modulation index, and output voltage frequency. It can show improper results containing a lot of spikes on the generated voltage waveform, which makes use of additional protection device inevitable. All in all, the seven-level PUC inverter needs more investigation and improvement to be useful in all conditions. On the other hand, the proposed five-level functionality of the PUC inverter illustrates proper results in all stand-alone and gridconnected conditions without using additional feedback sensors to balance internal dc bus voltage. However, it should be mentioned that the sensor-less voltage balancing is only about the internal capacitor voltage control of the converter and it does not imply on any other external sensors such as shown in Fig. 6 to control the line current. Less complex controller combined with lower switching frequency are some advantages of the proposed PUC5 inverter with requiring less components count as well. 
V. EXPERIMENTAL RESULTS
A prototype of PUC inverter has been built to validate the proposed PUC5 with self-voltage-balancing in both stand-alone and grid-connected modes. Six 1.2-KV 40A SiC MOSFETs type SCT2080KE have been used as active switches. The proposed self-voltage-balancing procedure integrated into switching technique and the designed grid-connected controller has been applied by dSpace 1103 as real-time controller and switching pulses are sent to the PUC5 switches. The tested system parameters are listed in Table V .
A. Test 1: Stand-Alone Mode
The PUC5 inverter has been tested under various load conditions such as stand-alone mode as Uninterruptible Power Supply (UPS) application including change in load and in dc source. In this mode, the PUC5 inverter supplies an RL type of load.
At first, the start-up mode of the PUC5 inverter is shown in Fig. 8 . The capacitor is charged up to half of dc source by proposed sensor-less voltage balancing approach and fivelevel output voltage is generated symmetrically. Results show that no precharged capacitor is needed in this topology with the implemented voltage control. Moreover, the zoomed figure shows that the capacitor voltage ripple is less than 5%. The Fast Fourier Transform (FFT) analysis of the five-level inverter voltage waveform has been performed and its harmonic spectrum is shown in Fig. 8 . It should be mentioned that the output voltage total harmonic distortion (THD) is about 10% without adding additional bulky harmonic filters. 2-kHz frequency of the PWM carriers is clear in this figure as the highest amplitude of the harmonic orders except the fundamental one.
In another test, a nonlinear load consisting of a single-phase rectifier connected to R dc and L dc on its dc side is connected in parallel to the existing RL load and they are feed by PUC5 inverter. Results are illustrated in Fig. 9 that demonstrate the good dynamic performance of proposed technique in variable load conditions. Fig. 10 contains results when the dc source voltage is changing and capacitor voltage is tracking the reference value (V 1 /2) properly by applying proposed sensor-less voltage regulator technique integrated into switching pattern.
Finally, in stand-alone mode, switches gate pulses as well as one cycle of output voltage are depicted in Fig. 11 . It is clear that two upper switches are operating at grid frequency, while their voltage rating is equal to dc source voltage (V 1 ). Although four lower switches are fired with higher frequency than upper switches, the switching frequency is not that large compared to two-level conventional inverters [32] , [33] . Moreover, their voltage ratings are half of two upper switches that they have to withstand capacitor voltage which is V 1 /2.
B. Test 2: Grid-Connected Mode
In this case, the PUC5 inverter is connected to a single-phase ac source as grid and the designed controller in Section III is forcing the inverter to inject power to the grid with different PF. At first, to show the fast response and proper dynamic performance of designed grid-connected controller as well as proposed sensor-less voltage balancing technique, θ * = 0 is selected and the current reference is changed during the test as illustrated in Fig. 12 . As it is obvious, the grid-connected PUC5 is operating in unity PF and injecting active power to the grid. The grid-connected controller is working acceptably in making the current waveform in phase with ac voltage waveform. Moreover, the proposed sensor-less self-voltage-balancing method operates significantly perfect in regulating the capacitor voltage at desired level while encountering any kind of changes in the system and produces five-level voltage at the output of the inverter. Due to generating five-level voltage waveform at the output of grid-connected PUC5 inverter, the injecting current through grid would have lower harmonic components without using any extra filters that enlarge the inverter package. Fig. 13 illustrates the current THD which is too much lower than the acceptable amount in standards.
Final tests have been performed to exchange reactive power with the grid while injecting reduced amount of active power. Therefore, two different PFs of 0.86 and 0.5 have been selected and associated displacement angles are 30
• and 60
• , respectively, as depicted in Fig. 14 which shows the phase shift between grid voltage and current. In both cases (30 • and 
60
• phase shift), the capacitor voltage is regulated at desired level, whereas inverter output waveform contains five identical voltage levels.
Seven-level waveform has been replaced by five-level operation containing equal harmonic contents, while a significant simplicity has been obtained on the controller with PWM switching technique useful for various industrial applications. In the PUC5 converter, due to accurate voltage balancing process, the output voltage waveform shows a good symmetry in positive and negative half cycles that makes its THD smaller.
VI. CONCLUSION
The PUC5 inverter has been proposed in this paper, while the capacitor voltage is balanced without involving any external controller and voltage feedback sensors. The proposed sensor-less voltage controller has been integrated into switching technique to work as open-loop system with reliable results. Moreover, another controller has been designed for the PUC5 inverter to work as unity PF grid-connected inverter. Low harmonics components in both voltage and current waveforms generated by PUC5, no need to bulky output filters, reliable and good dynamic performance in variable conditions (including change in dc source, load, power amount injected to the grid), requiring no voltage/current sensor in stand-alone mode, low manufacturing costs, and miniaturized package due to using less components, etc. are interesting advantages of the introduced PUC5 topology which have been proved by experimental results in both stand-alone and grid-connected modes. The presented PUC5 inverter can be a challenging candidate for conventional photovoltaic application inverters.
